





F 6.











F1G. 3A-1


















FIG. 6






FIG. 8(A)





FIG. 8(B)






FIG. 9(B)





FIG. I O








FIG. 12



-16. 13








FIG. 14b









FIG. 16






FIG. 18






FIG. 19








FIG.22




FIG.23




FIG.24




FIG. 25





FIG. 26






FIG.28





FIG.29






FIG.31




FIG.32




FIG.33







FIG.34










FIG.38





FIG.39

Clock

valid / accept

data / extn




## 


Access Start


Data Transfer


Default State


FIG.4 I




















FIG.48











DRAM\_data[31:0]





enable[1] enable[0]

addr[7:0]

rw

data[7:0]


enable[1]

enable[0]

addr[9:0]

r₩

data[7:0] .







FIG.55







FIG.57







FIG.59






FIG.61





FIG.62



This looks like an MPEG picture start




FIG.64

FIG.65

MPEG start code






FIG.66









FIG.69






FIG. 7 1







FIG.72







$$\begin{cases} horiz\_macroblocks = \frac{horiz\_pels + 15}{16} \\ vert\_macroblocks = \frac{vert\_pels + 15}{16} \end{cases}$$

FIG.75

FIG.74D

## From Token buffer




FIG.76




FIG.77




FIG.78

## Scale factor




FIG.79









FIG.80




















FIG.89




FIG.90




FIG.9 |







FIG.92







| 1  | 2  | 3  | 4  | 5  | 6    | 7  | 8  | 9  | 10 | 11 |
|----|----|----|----|----|------|----|----|----|----|----|
| 12 | 13 | 14 | 15 | 16 | 17 · | 18 | 19 | 20 | 21 | 22 |
| 23 | 24 | 25 | 26 | 27 | 28   | 29 | 30 | 31 | 32 | 33 |

FIG.96

| 3 | 2              | 5                         | 6                         |  |  |  |
|---|----------------|---------------------------|---------------------------|--|--|--|
|   | ks of Y<br>ata | 1 block of C <sub>B</sub> | 1 block of C <sub>R</sub> |  |  |  |

FIG.97


| DATA 00  DATA 00  DATA 00  DATA 01  DATA 02 | DATA 00  DATA 00  DATA 00  DATA 01  DATA 02 |
|---|---|
|---|---|

FIG.98

| 1 | 2  | 3  | 4  | 5  | 6  | 7  | 8  |
|---|----|----|----|----|----|----|----|
| 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

59 58 59 60 61 62 63 64

FIG.99







FIG. 102






FIG. 104

| 1 3                | 2 | 5                         | 6                              |  |  |
|--------------------|---|---------------------------|--------------------------------|--|--|
| 4 blocks of Y data |   | 1 block of C <sub>B</sub> | 1 block of C <sub>R</sub> data |  |  |

FIG. 105

| DATA 00 | DATA 00 | DATA 00 | DATA 00 | DATA 01 | DATA 02 |  | DATA 00 | DATA 00 | DATA 00 | DATA 00 | DATA 01 | DATA 02 |  |
|---------|---------|---------|---------|---------|---------|--|---------|---------|---------|---------|---------|---------|--|
|---------|---------|---------|---------|---------|---------|--|---------|---------|---------|---------|---------|---------|--|

FIG. 106






FIG. 107

## 





RAS


DRAM\_addr[10:0]


<u>CAS</u>[3:0]

 $\overline{\text{WE}}$ 

ŌĒ

DRAM\_data[31:0]











FIG. 1 13








CAS[3:0]

DRAM\_data[31:0]









FIG. 118










FIG. 122





FIG. 123






FIG. 127




FIG. 128




FIG. 129




FIG. | 30





FIG.131

FIG. 132






FIG. 134




FIG. 135




FIG. 136




FIG. 137





FIG. 138







FIG. 140






FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

| 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  |
|----|----|----|----|----|----|----|----|
| 8  | 9  | 10 | 11 | 12 | 13 | 14 | 15 |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 |
| 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 |
| 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |

FIG. 149




FIG. 150




FIG. 151







FIG. 152

## Read Cycle



## Write Cycle








FIG. 156




FIG. 157






FIG. 158





## BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 + .....

| 00 | 01 | 02 | 03  | 04  | 05  | 06  | 07 | 08 | 09 | 0A | OB |
|----|----|----|-----|-----|-----|-----|----|----|----|----|----|
| OC | OD | 0E | OF  | 10  | 11  | 12  | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 1A | 1B  | 1 C | 1 D | 1E_ | 1F | 20 | 21 | 22 | 23 |
| 24 | 25 | 26 |     |     |     |     |    |    |    |    |    |
| 30 | 31 |    |     |     |     |     |    |    |    | 3A |    |
| 3C | 3D | 3E | 3F  | 40  | 41  | 42  | 43 | 44 | 45 | 46 | 47 |
| 48 | 49 | 4A | 4B  | 4C  | 4D  | 4E  | 4F | 50 | 51 | 52 | 53 |
| 54 | 55 | 56 | 57  | 58  | 59  | 5A  | 5B | 5C | 5D | 5E | 5F |
| 60 | 61 | 62 | 63  | 64  | 65  | 66  | 67 | 68 | 69 | 6A | 6B |
| 6C | 6D | 6E | ·6F | 70  | 71  | 72  | 73 | 74 | 75 | 76 | 77 |
| 78 | 79 | 7A | 7B  | 7C  | 7D  | 7E  | 7F | 80 | 81 | 82 | 83 |
| 84 | 85 | 86 | 87  | 88  | 89  | 8A  | 8B | 8C | 8D | 8E | 8F |

FIG. 161A

COMPONENT1 OFFSET 0x100 + .....


| 00 | 01 | 02 | 03 | 04  | 05  |
|----|----|----|----|-----|-----|
| 06 | 07 | 08 | 09 | OΑ  | 0B  |
| OC | OD | ΟE | OF | 10  | 11  |
| 12 | 13 | 14 | 15 | 16  | 17  |
| 18 | 19 | 1A | 1B | 1 C | 1 D |
| 1E | 1F | 20 | 21 | 22  | 23  |


FIG. 161B

COMPONENT1 OFFSET 0x200 + .....


| 00 | 01 | 02 | 03 | 04 | 05  |
|----|----|----|----|----|-----|
| 06 | 07 | 08 | 09 | OΑ | OB  |
| OC | OD | ΟE | OF | 10 | 11  |
| 12 | 13 | 14 | 15 | 16 | 17  |
| 18 | 19 | 1A | 1B | 1C | 1 D |
| 1E | 1F | 20 | 21 | 22 | 23  |

FIG. 16-1C








BLOCK ADDRESS=0+0+0x5D8+0x28+0x2C+1=0x62D FIG. I 63A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A FIG. I 63B











FIG. 167






FIG. 169